A Multi–Alphabet Arithmetic Coding Hardware Implementation for Small FPGA Devices

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Multi–alphabet Arithmetic Coding Hardware Implementation for Small Fpga Devices

Arithmetic coding is a lossless compression algorithm with variable-length source coding. It is more flexible and efficient than the well-known Huffman coding. In this paper we present a non-adaptive FPGA implementation of a multi-alphabet arithmetic coding with separated statistical model of the data source. The alphabet of the data source is a 256-symbol ASCII character set and does not inclu...

متن کامل

Multialphabet Arithmetic Coding at 16 MBytes/sec

We present the design and performance of a non-adaptive hardware system for data compression by arithmetic coding. The alphabet of the data source is the full 256-symbol ASCII character set, plus a non-ASCII end-ofle symbol. The key ideas of our system are the non-arithmetic representation of the current interval width, which yields improved coding e ciency in the interval-width update, and a r...

متن کامل

SAD implementation in FPGA hardware

In this paper, we propose a new unit intended to augment a general-purpose core that is able to perform a SAD operation. We show that the SAD implementation can easily be extended to perform the complete SAD operation. The SAD operation is commonly used in many multimedia standards, including MPEG-1 and MPEG-2. We have chosen to implement the SAD operation in field-programmable gate arrays (FPG...

متن کامل

Low Complexity Arithmetic Mean Decomposition Based Pre-coding for Mimo Systems and Its Fpga Implementation

This paper presents the novel approach for pre-coding in multiple input and multiple output systems using arithmetic mean decomposition. This proposed decomposition scheme has low complexity than popular geometric mean decomposition. CORDIC based Givens rotation is used for making the channel matrix as bi-diagonal matrix and then 2x2 singular value decomposition and 2x2 arithmetic mean decompos...

متن کامل

FPGA Implementation of JPEG2000 Arithmetic Encoder

JPEG2000 is the new emerging international standard for image compression that has been developed by JPEG (Joint Photographic Experts Group). It is far superior over many other compression standards like JPEG in terms of performance and feature set. The rich feature set makes it suitable in many multimedia applications but at the same time its high complexity makes it difficult to optimize the ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Electrical Engineering

سال: 2013

ISSN: 1335-3632

DOI: 10.2478/jee-2013-0006